Skip to Main Content

Content

Course Tabs

Overview

Course Prescription

Concurrency and models of computation, task models and race conditions, real-time operating systems based approach, synchronous approach, safe state machines, key properties: determinism and reactivity, SoPC and MPSoC, cyber-physical embedded systems, static analysis techniques, case studies in smart grid, automotive, medical devices and the like.

Course Overview

In this course students will get exposure to the management of concurrency and real-time nature of embedded systems using two distinct high-level approaches: the real-time operating systems approach and the system-level design approach. These approaches are essential for the design of complex embedded systems. Several real-life examples (power system frequency measurement and relay, cruise controllers, and lift controllers) will be used in this course to contrast the two approaches. The course is divided into two parts as follows.
Part I Embedded Systems Design
In this part of the course the focus is on the concepts of concurrency as the way to tackle complexity of the embedded systems. We will discuss the role of hardware and software approaches to implement concurrency and then focus on systems that are designed using software approaches only. The topics that will be covered in this part include (1) embedded systems design approaches and design flows, typical steps in the design process, the ways of organising hardware and software for embedded and real-time systems and approaches to deal with concurrency (scheduling, resource protection, task synchronisation and communication), (2) concurrency and formal models of computation (MoC) as the basis for the design of reliable and trustworthy embedded systems (different variants of state machines, data flow graphs and their combinations, Globally Asynchronous Locally Synchronous (GALS) MoC), and (3) software-implemented embedded systems based on the use the C sequential programming language and its extension that supports concurrency in the form of a Real-Time Operating System (RTOS), as well as those implemented using concurrent programming languages. In this part, students will get familiarised with a commercial grade RTOS and use it in a group project (assignment 1) designing a real-life hard real-time system that uses the Intel FPGA-based soft-core processor and FPGA hardware resources.  
Part II Executable specifications 
We will learn about the synchronous approach to embedded system design. In particular, the Esterel and Safe State Machines (SSMs) design paradigms will be introduced and used. We will discuss in detail issues related to safety, real-time, compilation and formal analysis. We will examine issues related to real-time networking using the time-triggered protocol (TTP). Many illustrative examples will be used throughout this part. In this part of the course students will also do an assignment involving the synchronous approach (assignment 2). 

Workload Expectations

This course is a standard 15 point course and students are expected to spend 10 hours per week involved in each 15 point course that they are enrolled in. It refers to the teaching and study break weeks of the semester as well as preparations for the exam.
For each week in this course, you can expect 3 hours of lectures, up to 1 hour in average tutorials and labs, while the remaining time is spent on reading, thinking, and developing solutions for the assignments and preparations for the exam.

Course Prerequisites, Corequisites and Restrictions

Prerequisite
Restriction

Locations and Semesters Offered

LocationSemester
City

Teaching and Learning

Campus Experience

Attendance is expected at scheduled activities including labs/tutorials to complete/receive credit for components of the course.Lectures will be available as recordings. Other learning activities including tutorials/labs will be available as recordings.The course will not include live online events including group discussions/tutorials.The activities for the course are scheduled as a standard weekly timetable/block delivery.

Teaching and Learning Methods

Lectures are given in class. Weekly labs are carried out to provide support for learning. Students are encouraged to be active participants during lectures with asking questions and exploring ideas for hardware and software design.

Learning Resources

Taught courses use a learning and collaboration tool called Canvas to provide students with learning materials including reading lists and lecture recordings (where available). Please remember that the recording of any class on a personal device requires the permission of the instructor.

Additional Information on Learning Resources

Lecture slides and notes delivered throughout the course. Additional readings, lab handouts and development software for the assignments are typically provided via Canvas. 
Web links to the free third party software development tools will be provided via Canvas. 

Copyright

The content and delivery of content in this course are protected by copyright. Material belonging to others may have been used in this course and copied by and solely for the educational purposes of the University under license. You may copy the course content for the purposes of private study or research, but you may not upload onto any third-party site, make a further copy or sell, alter or further reproduce or distribute any part of the course content to another person.

Health and Safety

Students must ensure they are familiar with their Health and Safety responsibilities, as described in the university's Health and Safety policy.

Learning Continuity

In the event of an unexpected disruption, we undertake to maintain the continuity and standard of teaching and learning in all your courses throughout the year. If there are unexpected disruptions the University has contingency plans to ensure that access to your course continues and course assessment continues to meet the principles of the University’s assessment policy. Some adjustments may need to be made in emergencies. You will be kept fully informed by your course co-ordinator/director, and if disruption occurs you should refer to the university website for information about how to proceed.

Academic Integrity

The University of Auckland will not tolerate cheating, or assisting others to cheat, and views cheating in coursework as a serious academic offence. The work that a student submits for grading must be the student's own work, reflecting their learning. Where work from other sources is used, it must be properly acknowledged and referenced. This requirement also applies to sources on the internet. A student's assessed work may be reviewed for potential plagiarism or other forms of academic misconduct, using computerised detection mechanisms.

Similarly, research students must meet the University’s expectations of good research practice. This requires:

  • Honesty - in all aspects of research work
  • Accountability - in the conduct of research
  • Professional courtesy and fairness – in working with others
  • Good stewardship – on behalf of others
  • Transparency – of research process and presentation of results
  • Clarity - communication to be understandable, explainable and accessible

For more information on the University’s expectations of academic integrity, please see the Academic Conduct section of the University policy hub.

Disclaimer

Elements of this outline may be subject to change. The latest information about taught courses is made available to enrolled students in Canvas.

Students may be asked to submit assessments digitally. The University reserves the right to conduct scheduled tests and examinations online or through the use of computers or other electronic devices. Where tests or examinations are conducted online remote invigilation arrangements may be used. In exceptional circumstances changes to elements of this course may be necessary at short notice. Students enrolled in this course will be informed of any such changes and the reasons for them, as soon as possible, through Canvas.


Assessment and Learning Outcomes

Course Learning Outcomes

CLO #OutcomeProgramme Capability Link
1
2
3
4
5

Assessments

Assessment TypeAssessment PercentageAssessment Classification

Additional Information on Assessment

A passing mark is 50% or higher, according to University policy

Students must sit the exam to pass the course. Otherwise, a DNS (did not sit) result will be returned.

The following late submission policy applies to all assignments for this course:

a. A 5% penalty for submitting 1 day late.

b. A 10% penalty for submitting 2 days late.

c. 100% penalty (no marks) for submitting later than 2 days.

Assessment to CLO Mapping

Assessment Type12345

Student Feedback, Support and Charter

Student Feedback

Feedback on taught courses is gathered from students at the end of each semester through a tool called SET or Qualtrics. The lecturers and course co-ordinators will consider all feedback and respond with summaries and actions. Your feedback helps teachers to improve the course and its delivery for future students. In addition, class Representatives in each class can take feedback to the department and faculty staff-student consultative committees.

Additional Information on Student Feedback

Student feedback, from SET evaluation results in 2025, about this course, has been very positive.

Class representatives

Class representatives are students tasked with representing student issues to departments, faculties, and the wider university. If you have a complaint about this course, please contact your class rep who will know how to raise it in the right channels. See your departmental noticeboard for contact details for your class reps.

Tuākana

Tuākana is a multi-faceted programme for Māori and Pacific students providing topic specific tutorials, one-on-one sessions, test and exam preparation and more. Explore your options at Tuakana Learning Communities.

Inclusive Learning

All students are asked to discuss any impairment related requirements privately, face to face and/or in written form with the course coordinator, lecturer or tutor. Student Disability Services also provides support for students with a wide range of impairments, both visible and invisible, to succeed and excel at the University. For more information and contact details, please visit the Student Disability Services’ website.

Wellbeing

We all go through tough times during the semester, or see our friends struggling. There is lots of help out there - please see the Support Services page for information on support services in the University and the wider community.

Special Circumstances

If your ability to complete assessed work is affected by illness or other personal circumstances outside of your control, contact a member of teaching staff as soon as possible before the assessment is due. If your personal circumstances significantly affect your performance, or preparation, for an exam or eligible written test, refer to the University’s aegrotat or compassionate consideration page. This should be done as soon as possible and no later than seven days after the affected test or exam date.

Student Charter and Responsibilities

The Student Charter assumes and acknowledges that students are active participants in the learning process and that they have responsibilities to the institution and the international community of scholars. The University expects that students will act at all times in a way that demonstrates respect for the rights of other students and staff so that the learning environment is both safe and productive. For further information visit Student Charter.

Student Academic Complaints and Disputes

Students with concerns about teaching including how a course is delivered, the resources provided, or supervision arrangements, have the right to express their concerns and seek resolution. The university encourages informal resolution where possible, as this is quicker and less stressful. For information on the informal and formal complaints processes, please refer to the Student Academic Complaints Statute in the Student Policies and Guidelines section of the Policy Hub.